Scan Islands - a scan partitioning architecture and its implementation on the Alpha 21364 processor

The paper presents a pragmatic scan partitioning architecture that allows less than perfect scan design in high performance, VLSI circuits to cost-effectively achieve test development and manufacturing test goals. The paper then describes an implementation of the architecture on Compaq's Alpha 21364 microprocessor.