Design and implementation of error detection and correction circuitry for multilevel memory protection | IEEE Conference Publication | IEEE Xplore