Multiple scan chains for power minimization during test application in sequential circuits | IEEE Journals & Magazine | IEEE Xplore