Using gated clock in ASIC design

This article mainly discusses the implementation of gated clock technology, and expounds how the gated clock affects the following stage: logic synthesis, static timing analysis (STA), automatic test pattern generation (ATPG), clock tree synthesis (CTS) and standard cell library design.