Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs | IEEE Journals & Magazine | IEEE Xplore