A layout synthesis methodology for array-type analog blocks | IEEE Journals & Magazine | IEEE Xplore