A hardware-efficient ergodic sequential logic neuron network for brain prosthetic FPGA | IEEE Conference Publication | IEEE Xplore