RISC-V based HW accelerator

This paper deals with implementation of an example of implementation of an algorithm into an FPGA. While some considerations about various possibilities (ASIC, ASIP, GPP) are made, here is demonstrated the ASIP version with implementation details. An economic version of a Reed-Solomon algorithm is demonstrated and further developments of the method are assessed.