Work-in-Progress: A Processing-in-Pixel Accelerator based on Multi-level HfOx ReRAM

This work paves the way to realize a processing-in-pixel accelerator based on a multi-level HfO
x
ReRAM as a flexible, energy-efficient, and high-performance solution for real-time and smart image processing at edge devices. The proposed design intrinsically implements and supports a coarse-grained convolution operation in low-bit-width neural networks leveraging a novel compute-pixel with non-volatile weight storage at the sensor side. Our evaluations show that such a design can remarkably reduce the power consumption of data conversion and transmission to an off-chip processor maintaining accuracy compared with the recent in-sensor computing designs.