Circuit Level Implementation of ESD Self Protected LDMOS Open Drain Output

Self-protected LDMOS Open Drain circuit level approach presented. Conventional scheme with stand-alone ESD is eliminated and Output device provides ESD current path via circuit-based solution. Overvoltage and RC triggered versions are shown. No performance degradation at normal operation confirmed. Proposed idea validated by simulations and experimental data.