A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture | IEEE Journals & Magazine | IEEE Xplore