On the benefits of Collaborative Thread Throttling and HLS-Versioning in CPU-FPGA Environments | IEEE Conference Publication | IEEE Xplore