Adiabatic pseudo-domino logic with dual-rail inputs

Balanced evaluation branches for dual-rail logic are essential not only to minimize the power dissipation but also to improve the operating frequency of the circuit. In this paper, a fully dual-rail input signaling structure is adopted for the APDL family, even though it increases the number of the transistors in the original circuit. HSPICE simulation shows that DAPDL shift register dissipates 6 times lesser energy than its static CMOS counterpart.