Linking Room- and Low-Temperature Electrical Performance of MOS Gate Stacks for Cryogenic Applications | IEEE Journals & Magazine | IEEE Xplore