FPGA Acceleration of Pre-Alignment Filters for Short Read Mapping With HLS | IEEE Journals & Magazine | IEEE Xplore