A low-cell-stress SOI SRAM sensing technique

In this paper, we present a low-cell-stress latch-type sensing system, which seeks to bias the bit lines low as frequently as possible to relieve voltage stress on the access transistor for improved cell stability and yield while maintaining high performance. This technique is desirable for low-power circuit applications.