High-voltage solutions in standard CMOS

This paper presents trends on high-voltage techniques for power integrated circuits, using standard low cost CMOS technologies with no extra processing steps. MOS devices layout specificity towards performance improvement, namely breakdown, parasitic effects and reliability, are emphasized. Comparison with sophisticated and expensive HV technologies reveals CMOS cost-effective for power integration.