A 1.8 – 6.3 GHz Quadrature Ring VCO-based Fast-settling PLL for Wireline I/O in 55nm CMOS | IEEE Conference Publication | IEEE Xplore