Dual cascaded Fractional-order Chaotic Synchronization for Secure Communication with Analog Circuit Realisation | IEEE Conference Publication | IEEE Xplore