Latchup Test Structure Optimization in Advanced CMOS Technologies | IEEE Conference Publication | IEEE Xplore