Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans | IEEE Journals & Magazine | IEEE Xplore