Masking Internal Node Faults and Trojan Circuits in Logical Circuits | IEEE Conference Publication | IEEE Xplore