Chip level simulation of the downlink in UTRA-FDD | IEEE Conference Publication | IEEE Xplore