Hybrid Multilevel Inverter Topology With Reduced Part Count | IEEE Conference Publication | IEEE Xplore