Effect of Circuit Non-Idealities on Active On-Chip Delay Lines | IEEE Conference Publication | IEEE Xplore