Simulated Annealing Applied to LUT-Based FPGA Technology Mapping | IEEE Conference Publication | IEEE Xplore