Multi-dimensional model reduction of VLSI interconnects | IEEE Conference Publication | IEEE Xplore