Substrate Isolation Options Effect on HV Latch-up

The novel wafer-level test method is used to study HV latch-up specifics through comparisons between two most common power analog processes - Extended CMOS and BCD. The dependence of the critical injector-victim voltage upon the injector-victim spacing is analyzed toward practically useful high-and low-side injection HV latch-up regularities.