Performance analysis of 1-bit full adder using different design techniques | IEEE Conference Publication | IEEE Xplore