A full duplex transceiver with reduced hardware complexity | IEEE Conference Publication | IEEE Xplore