Design and implementation of digital clock with stopwatch on FPGA

This paper reports the design and development of field programmable gate array based digital clock with additional feature of stopwatch. The implementation includes two different coding techniques. The performance has been comparatively analyzed based on these techniques. The portability of reconfigurable platform allows for application to various designs. The architecture has been implemented and verified experimentally on a test board.