A Verification Logic for Rewriting Logic | OUP Journals & Magazine | IEEE Xplore