Design of cascode current mirror OTA in ultra-deep submicron CMOS technology

The paper proposes a sizing procedure for design of cascode current mirror OTA in 45nm CMOS ultra-deep submicron technology. To this aim the basic relations in the discussed circuit are presented and a short characterization of the 45nm CMOS technology is made. The main considerations for the design of the circuit in subthreshold region of operation of transistors are pointed out and a semi-empirical sizing procedure is developed. It is applied in the design of three variants of the studied cascode current mirror OTA. The results from the simulations confirm the effectiveness of the proposed sizing procedure.