Logic circuit design with gates, LUTs and MUXs oriented to mask faults | IEEE Conference Publication | IEEE Xplore