Investigation on the sensitivity of a 65nm Flash-based FPGA for CERN applications | IEEE Conference Publication | IEEE Xplore