A comparative analysis of high-speed digital test techniques

Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economical of VLSI testers. We outline a DFT strategy such that high performance devices can be tested on relatively low performance testers. Various implementation aspects of this technique are also addressed.