Toward Design of Garbled Circuits Using Quantum Gates | IEEE Conference Publication | IEEE Xplore