Wafer level chip scale packing for si-based driver application | IEEE Conference Publication | IEEE Xplore