Design of 4 bit 4 pulse finite state machine serial adder | IEEE Conference Publication | IEEE Xplore