From model to FPGA: Software-hardware co-design for efficient neural network acceleration | IEEE Conference Publication | IEEE Xplore