An energy efficient non-uniform Last Level Cache Architecture in 3D chip-multiprocessors | IEEE Conference Publication | IEEE Xplore