Performance evaluation of reversible logic gates | IEEE Conference Publication | IEEE Xplore