Methods for reducing soft errors in deep submicron integrated circuits

Soft errors are a major challenge for the continuing miniaturization of integrated circuits. Methods for reducing the soft error rate (SER) in variety of digital CMOS circuits are discussed. These methods are effective at maximizing the robustness of circuits against particle strikes while keeping design overhead at a minimum.