A floating-point FFT Twiddle factor implementation based on adaptive angle recoding CORDIC

In this paper, a single-precision floating-point FFT Twiddle Factor (TF) implementation is proposed. The architecture is based on Adaptive Angle Recoding CORDIC (AARC) algorithm. The TF design is built and verified on Altera Stratix IV FPGA chip and 65nm SOTB synthesis. The FPGA implementation has 103.9 MHz maximum frequency, throughput result of 16.966 Mega-Sample per second (MSps), and resources utilization of 7, 747 ALUTs and 625 registers. On the other hand, the SOTB synthesis has 16, 858 standard cells on an area of 86, 718um², 166 MHz maximum frequency, and the speed of 27.107 MSps. The accuracy results are 1.133E − 10 Mean-Square-Error (MSE) and about 26 part-per-million (ppm) maximum error-ratio.