High-level design synthesis with redundancy removal for high speed testable adders | IEEE Conference Publication | IEEE Xplore