Noise margin analysis for Pseudo-CMOS circuits

Despite the large noise margin merit of pseudo- CMOS logic, its analytical model is absent. In this paper, we derive the static noise margin model for pseudo-CMOS (pseudo- D) logic circuits. Finally, we analyze the impact of design parameters on noise margin. Simulations show the modeling error is about 3%.