A DSL compiler for accelerating image processing pipelines on FPGAs | IEEE Conference Publication | IEEE Xplore