CMOS voltage controlled oscillator with negative delay for improved performance

To design a very low power VCO for the PLL application using negative delay path concept. In order to achieve a low noise performance a ring oscillator with negative delay path is proposed. This delay cell incorporated into vco will give a constant phase noise with better tunning range This VCO design is based on behavioral simulation. All simulations are done on verilog-AMS.