Design of reversible ternary adder/subtractor and encoder/priority encoder circuits | IEEE Conference Publication | IEEE Xplore