Architecture of a module for analyzing electronic test results | IEEE Conference Publication | IEEE Xplore